Low Leakage Nanoscaled Body on Insulator FinFET with Underlap

Sarika Bukkawar, Nisha Sarwade

Abstract—In this paper a Body over Insulator (BOI) FinFET structure in which channel region insulated from body by buried oxide with undoped underlap is studied. An extensive simulation study and analysis of the effect of underlaps on BOI FinFET has been performed using the TCAD SILVACO (DevEDIT(3D), ATLAS). The simulations have revealed that the BOI FinFET structures with underlaps are more efficient than conventional BOI FinFET as undoped underlap region reduces DIBL, leakage current ($I_{OFF}$) and improves $I_{ON}/I_{OFF}$ ratio.

Index Terms—BOI(Body over Insulator) FinFET, BOX(Buried Oxide) DIBL(Drain Induced Barrier Lowering), leakage current, short-channel effects (SCEs), silicon-on-insulator (SOI), subthreshold slope ($S$), underlap length ($L_{UN}$).

1 INTRODUCTION

The miniaturization of the device dimensions has been historically used to improve the performance of bulk CMOS devices. The scaling of MOSFET dimensions has led to increased speed, high drivability, chips with increased functionality, and reduced cost [1], [2]. The era of bulk MOSFET, however, is nearing its end. The continuation of scaling of bulk MOSFET in the nanometer range (<65 nm) has become extremely difficult as the performance of bulk MOSFET is severely degraded by short channel effects (SCEs). The most important SCEs include drain-induced barrier lowering (DIBL), threshold voltage roll off problem, increase in gate leakage current, mobility degradation, etc. When the channel length shrinks, the gate control over the channel reduces due to various SCEs, such as DIBL, charge sharing, and subsurface punch through [3]. In such a scenario, the thin-film silicon-on-insulator (SOI)-based MOSFET looks set to become the next driver for CMOS scaling. SOI technology is capable of providing increased transistor speed, reduced power consumption, low leakage power, near-ideal isolation between devices, significant reduction in parasitic capacitance, and extended scalability. A significant reduction in SCEs and a steeper subthreshold slope are obtained in the thin-film SOI-based MOSFET. SOI has also become a substrate of choice for SOI-BiCMOS technology for efficient realization of system-on-chip [4,5,6]. However, the main problems associated with the SOI technology is self-heating and low breakdown voltage [7]. The self-heating manifests its effects in terms of degradation in reliability and in the overall performance of the device [8]. For reducing self-heating effects, the use of some higher thermal conductivity materials such as amorphous carbon [10] and silicon nitride thin films [9] was proposed to replace the conventional buried oxide (BOX).

However, the fabrication of such SOI devices with high thermal conductivity layers needs complicated and costlier wafer bonding techniques, and the fabrication process is not advanced enough so far. The self-heating problems have been considerably reduced by partially insulated devices such as BOI FinFET and SDOI FinFET that uses silicon dioxide as partial BOX [11,12,23]. The substrate offers heat dissipation path, thereby resulting in reduced self-heating while achieving high breakdown voltage. As the scaling is continued to nanoscale regime and equivalent distance between source and drain is decreased, the drain is more tightly coupled to channel region through gate insulator. Hence lateral electric field lines from drain reaches larger distance into the channel causing FIBL (Fringe Induced Barrier Lowering) [13,14]. As the channel length of an FET is reduced, the drain potential begins to strongly influence the channel potential, leading to an inability to shut off the channel current with the gate. This closer proximity of drain to the channel give rise to higher SCE in high k MOS devices especially DIBL and subthreshold current [20]. Hence FET will have to accompanied by undoped underlap for minimizing drain potential over channel potential and thus reducing SCE [15,17,19].

In this paper, BOI FinFET device with underlap is simulated using the 3-D device simulator Devedit and Atlas of TCAD Silvaco [22]. An advantage of BOI FinFET with underlap serves both the purposes (i) dissipation of heat generated in the device as there is no insulation beneath S/D (ii) improving SCEs such as DIBL, leakage current etc. This makes further scaling of the device possible. In this device, the BOX is present beneath the channel region. The undoped underlap with Si02 spacer has been used. The leakage current analysis of the device has shown that the BOI FinFET device with underlap has lower leakage current in comparison with the BOI FinFET device without underlap. Also DIBL is found to be reduced with increase in underlap length.

This paper is divided into four sections. Section 2 discusses the BOI FinFET structure which is been constructed in DevEDIT(3D), SILVACO. Section 3 shows the simulation results and discussions have been given. Section 4 gives the conclusion.

---

* Sarika Bukkawar is currently pursuing masters degree program in Electronics engineering in University of Mumbai, India, PH:+91-9819669962. E-mail: sarika_bukkawar@hotmail.com

* Dr. Nisha Sarwade is professor in Electrical Engineering Department in VJTI, Mumbai University, India. E-mail: nishasarwade@vjtii.org.in
2 DEVICE STRUCTURE

Fig1: buried oxide beneath the channel

Fig2: BOI FinFET

Fig1 shows the insulating layer underneath the channel region of BOI FinFET with 30 nm gate length, 10 nm fin width and 15 nm fin height and the gate oxide thickness is universally 3 nm. Polysilicon is used as gate contact and Aluminium is used for the source and drain terminals. In the BOI FinFET, an insulation layer of 10 nm thickness and 20 nm height is introduced underneath the channel region. The channel region is uniformly doped with 1×10\(^{16}\)/cm\(^3\) p-type dopant. The source/drain (S/D) regions are doped with 1×10\(^{20}\)/cm\(^3\) n-type dopant.

3 SIMULATION RESULTS

The schematic structure of the device under condition is given in the Fig. 2. In case of the BOI FinFET, a localized insulator is introduced at the bottom of the channel region which can suppress the leakage current between the source and drain. Better heat dissipation is also expected due to the absence of insulator under Source/Drain (S/D) region. Complete 3D simulations of the devices were performed using SILVACO DevEDIT (3D), Atlas TCAD software. A self-consistent Schrodinger-Poisson with Bohm Quantum Potential model (BQP) [22] is used for the simulations. The various models used in this study are fldmob, hcte, srh, fermi and bqp. The mobility model fldmob specifies that parallel electric field is used. The conventional drift-diffusion model of charge transport neglects non-local effects, such as velocity overshoot and reduced energy dependent impact ionization. These effects are incorporated in this study by using an energy balance model, which uses a higher order approximation of the Boltzmann Transport Equation. Since recombination effects are important, therefore, the concentration dependent Shockley–Read–Hall model (consrh) and Auger recombination model (auger) are activated in simulations. Similarly, we used Fermi-Dirac statistics for the simulation.

3.1 Short Channel Effects (SCEs)

The silicon fin thickness, gate oxide thickness, BOX thickness, junction depth, and channel length are the important parts of the device from an electrostatic point of view to control threshold voltage roll-off, DIBL, and subthreshold swing. The main SCEs are the threshold voltage roll-off due to charge sharing, the degradation of subthreshold swing(S), and the Drain induced barrier lowering(DIBL). These effects result in an increase in the OFF current (Ioff), decrease in threshold voltage (Vth) and the deterioration of the ON–OFF current ratio (Ion/Ioff). Electrostatic integrity relates both DIBL and threshold voltage roll-off SCE and describes the quality of electrostatic control of the channel by the gate.

3.2 Subthreshold Swing(S)

The subthreshold swing indicates how fast a device can react to a changing voltage level. This parameter is very important in gauging the speed of a device. Here, the variation of subthreshold swing of the simulated device against the underlap length is presented in fig-3. Subthreshold swing is calculated from \(I_D-V_{GS}\) plot by,

\[
\text{Subthreshold Swing} = \Delta V_g (\text{mV}) / \Delta \log I_d (\text{decades})
\]

Where \(\Delta V_g\) is change in gate voltage, \(\Delta I_d\) is change in drain current.

Subthreshold Swing S is found to be reduced by 36% at \(L_{UN} = 10\)nm than BOI FinFET without underlap.
3.3 Threshold Voltage (Vth)

The continuation of scaling of bulk MOSFET in the nanometer range (<65 nm) has become extremely difficult as the performance of bulk MOSFET is severely degraded by short channel effects which includes threshold voltage roll off problem. As the underlap length increases control of drain over channel reduces resulting increase in threshold voltage. The variation of threshold voltage (Vth) with a change in underlap length is shown in Fig.4. Threshold voltage increases by 17% at \( L_{UN}=10 \text{nm} \) as that of without underlap. Hence problem of threshold voltage roll off can be resolved by changing underlap length. The required threshold voltage can be set by changing underlap Length.

3.4 Leakage Current (I_{OFF})

The model for the subthreshold drain leakage current (VGS = 0) is given by [6], [7], [27]

\[
I_{OFF} = \mu C_G (W/L)(m-1) \left[ \frac{k_BT}{q} \right]^2 \exp\left[ -qV_T / mK_BT \right] \tag{3}
\]

where \( m \) is the ideality factor, which can be expressed as

\[
m = 1 + \gamma \left( \frac{C}{C_C} \right) \tag{4}
\]

Where \( C_G \) is the gate-to-channel capacitance, \( C \) represents the Channel-to-bulk capacitance.

Leakage current in the device increases the power dissipation unnecessarily and degrading the device lifetime. It is found that leakage current is reduced by 99.27% at \( L_{UN}=10 \text{nm} \) than that of without underlap as shown in fig 5.

3.5 DIBL

The fundamental electrical limitation in VLSI will be the spacing of the surface diffusions that form p-n junctions. Reverse bias on one diffused junction creates a field pattern that can lower the potential barrier separating it from an adjacent diffused junction. When this barrier lowering is large enough, the adjacent diffusion behaves as a source, resulting in an unwanted current path. But in BOI FinFET with increased underlap length DIBL is found to be reduced by 25% as shown in fig 6.

3.6 Drain Current (I_{ON})

Drain current is found to be reduced by 56% at \( L_{UN}=10 \text{nm} \) than that of without underlap as shown in fig 7.
3.7 $I_{ON}/I_{OFF}$

The ratio $I_{ON}/I_{OFF}$ is also found to be increased by 89% at $L_{ON} = 10$nm than that of without underlap as shown in fig-8.

![Graph showing effect of variation of underlap length on $I_{ON}/I_{OFF}$](image)

Fig8: Effect of variation of underlap length on $I_{ON}/I_{OFF}$

4 CONCLUSION:

A 3-D simulation of BOI FinFET device with underlap has been performed. The incorporation of underlap with BOI FinFET device has resulted in a significant improvement in SCEs, particularly DIBL reduces by 25%, leakage current reduces by 99% and $I_{ON}/I_{OFF}$ increases by 89%. The reduction in leakage current reduces power dissipation when device is in off condition. This avoids heating, increases lifetime and ultimately the reliability of the device.

REFERENCES


